


jc853 U.S. PTO
09/690580
10/17/00

| | | | | | | | |
|--|----|--|------|---|-------|------------|-----------------------|
| FORM PTO-1449 (Modified) (Rev. 7-80) | | U.S Dept. of Commerce Patent and Trademark Office | | Atty Docket No. NSC1-H1500 (P04802) | | Appln. No. | |
| INFORMATION DISCLOSURE CITATION (Use several sheets if necessary) | | | | Applicant(s) VLADISLAV VASHCHENKO ET AL. | | Group | |
| | | | | Filing Date herewith | | | |
| U.S. PATENT DOCUMENTS | | | | | | | |
| *Examiner Initials | | Document Number | Date | Name | Class | Subclass | Filing Date |
| | AA | | | | | | |
| | AB | | | | | | |
| FOREIGN PATENT DOCUMENTS | | | | | | | |
| *Examiner Initials | | Document Number | Date | Country | Class | Subclass | Translation YES NO |
| | AC | | | | | | |
| OTHER DOCUMENTS | | | | | | | |
| DE | AD | G. Croft et al., <i>ESD Protection Techniques for High Frequency Integrated Circuits</i> , Microelectronics Reliability 38, 1998, pp. 1681-1689. | | | | | |
| DF | AE | J. Z. Chen et al., <i>Design and Layout of a High ESD Performance NPN Structure for Submicron BiCMOS-Bipolar Circuits</i> , 34th Annual IEEE International Reliability Physics Symposium Proceedings, 1996, pp. 227-232. | | | | | |
| DF | AF | J.C. Bernieret al., <i>A Process Independent ESD Design Methodology</i> , IEEE International Symposium on Circuits and Systems Proceedings 1, 1999, pp. 218-221. | | | | | |
| DF | AG | W.D. Mack et al., <i>New ESD Protection Schemes for BiCMOS Processes with Application to Cellular Radio Designs</i> , IEEE International Symposium on Circuits and Systems 6, 1992, pp. 2699-2702. | | | | | |
| | | | | | | | |
| Examiner  | | | | Date Considered 9-27-01 | | | |
| * Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. | | | | | | | |